Synopsys announces multi-core initiative to accelerate Design time-to-result

Verification, Implementation and Manufacturing Solutions to Broadly Support Multi-core Processor Technologies in 2008
(PresseBox) (Mountain View CA, ) Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced its multi-core initiative to deploy advanced parallel, threaded and other optimized compute technologies across its Discovery(tm) Verification and Galaxy(tm) Design platforms, and Design for Manufacturing (DFM) solutions. The initiative aims to enable integrated circuit (IC) design companies to easily maximize the throughput of their multi-core compute infrastructure to reduce time-to-results (TTR). This initiative builds on Synopsys' proven multi-processor and network-distributed electronic design automation (EDA) solutions, including the VCS® functional verification solution with native testbench technology for compute farms and the Proteus lithography solution offering near-linear scalability. Additional multi-core-enabled solutions will be delivered throughout 2008.

The combination of increasing IC complexity and shrinking semiconductor features is driving exponential demand for design and manufacturing-related compute resources. Synopsys' initiative addresses this demand by deploying advanced multi-core software and optimized information technology (IT) solutions that can deliver breakthrough productivity increases. The three key components of Synopsys' multi-core initiative to be delivered during 2008 are:

1. Galaxy Design Platform - the industry's most widely used implementation solution, including Synopsys' Design Compiler® RTL synthesis solution; IC Compiler comprehensive place-and-route solution; the PrimeTime® suite for sign-off; Star-RCXT(tm) parasitic extraction; TetraMAX® automatic test pattern generation (ATPG) and Hercules(tm) physical verification solutions.

2. Discovery Verification Platform - Synopsys' comprehensive system-to-silicon verification solution, including System Studio for algorithm design and analysis; VCS functional verification; and HSPICE®, NanoSim® and HSIM(tm) circuit simulation solutions.

3. DFM solution - including the Proteus OPC solution for mask synthesis; CATS® mask data preparation; and Sentaurus TCAD tool suite for semiconductor process and device modeling.

"Intel and Synopsys have a long history of engineering collaboration in the area of scalable compute infrastructure and advanced software engineering techniques," said Elwood Coslett, director of Platform and Design Capability Engineering at Intel. "Most recently, we have jointly worked to deploy and use the Intel® Software Development Products (including the Intel Compilers, VTune(tm) Performance Analyzer, Intel Threading Analysis Tools, Intel Performance Libraries, and Intel Threading Building Blocks) to Synopsys' global software engineering community to enable rapid development of multi-core processor-based solutions."

"We are now in an environment where the cost to house, power, and cool the IT infrastructure is greater than the capital acquisition cost," said John Chilton, senior vice president of Marketing and Business Development at Synopsys. "Simply throwing more hardware and data centers at the problem is neither economically viable nor environmentally sustainable. In order to improve overall design time-to-results, EDA tools must increase throughput but also be deployed on optimized IT solutions specifically addressing the unique issues facing complex design-to-manufacturing processes. With the multi-core initiative, Synopsys is attacking these challenges on all fronts to accelerate design throughput for our customers."


Synopsys, Inc.
700 East Middlefield Road
USA-94043 Mountain View CA
Sven Kersten-Reichherzer
HBI Helga Bailey GmbH
Account director
Markus Krause
Markus Krause HBI Helga Bailey GmbH
Social Media